gwbeip/SpinalTemplateSbt
1
0
Fork 0
mirror of https://github.com/SpinalHDL/SpinalTemplateSbt.git synced 2025-10-22 23:58:44 +08:00
Code Issues Packages Projects Releases Wiki Activity

Update to SpinalHDL 1.0.3

Browse Source
This commit is contained in:
Dolu1990
2017-12-20 00:08:40 +01:00
parent 43c46edec8
commit bb1a2d1b9f
2 changed files with 6 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
build.sbt
View File

@@ -1,4 +1,4 @@
name := "SpinalBaseProject"
name := "SpinalTemplateSbt"
version := "1.0"
@@ -7,8 +7,8 @@ scalaVersion := "2.11.6"
EclipseKeys.withSource := true
libraryDependencies ++= Seq(
"com.github.spinalhdl" % "spinalhdl-core_2.11" % "1.0.2",
"com.github.spinalhdl" % "spinalhdl-lib_2.11" % "1.0.2"
"com.github.spinalhdl" % "spinalhdl-core_2.11" % "1.0.3",
"com.github.spinalhdl" % "spinalhdl-lib_2.11" % "1.0.3"
)
addCompilerPlugin("org.scala-lang.plugins" % "scala-continuations-plugin_2.11.6" % "1.0.2")

4
src/main/scala/mylib/MyTopLevelSim.scala
View File

@@ -13,6 +13,8 @@ object MyTopLevelSim {
SimConfig(new MyTopLevel).withWave.doManagedSim{dut =>
//Fork a process to generate the reset and the clock on the dut
dut.clockDomain.disassertReset() //Verilator sim fix, will be fixed in SpinalHDL 1.0.4
sleep(0)
dut.clockDomain.forkStimulus(period = 10)
@@ -30,10 +32,10 @@ object MyTopLevelSim {
dut.clockDomain.waitRisingEdge()
//Update the reference model values
val modelFlag = modelState == 0 || cond1
if(cond0) {
modelState = (modelState + 1) & 0xFF
}
val modelFlag = modelState == 0 || cond1
//Check that the dut values match with the reference model ones
assert(dut.io.state.toInt == modelState)