mirror of
https://github.com/SpinalHDL/SpinalTemplateSbt.git
synced 2025-10-24 16:38:43 +08:00
Compare commits
15 Commits
def50d00c8
...
master
| Author | SHA1 | Date | |
|---|---|---|---|
|
|
324e3dce52 | ||
|
|
976ceca3a3 | ||
|
|
2aefabbbad | ||
|
|
52417f9d8c | ||
|
|
1629b51311 | ||
|
|
fc9ca1ffd9 | ||
|
|
d7575b9a5d | ||
|
|
c2950be884 | ||
|
|
8456715b1c | ||
|
|
4b7dfe2d2b | ||
|
|
3b84555158 | ||
|
|
51249d4c6e | ||
|
|
17607424ab | ||
|
|
f3256ed4e1 | ||
|
|
766b80b3f1 |
@@ -1 +1 @@
|
||||
0.9.8
|
||||
0.11.11
|
||||
|
||||
@@ -1,40 +1,5 @@
|
||||
version = 3.6.0
|
||||
runner.dialect = scala212
|
||||
align.preset = some
|
||||
align.tokens."+" = [
|
||||
{
|
||||
code = "="
|
||||
owners = [{
|
||||
regex = "Defn\\.Val"
|
||||
}]
|
||||
}
|
||||
{
|
||||
code = ":="
|
||||
owners = [{
|
||||
regex = "Term\\.ApplyInfix"
|
||||
parents = ["Term\\.Block|Template"]
|
||||
}]
|
||||
}
|
||||
{
|
||||
code = "#="
|
||||
owners = [{
|
||||
regex = "Term\\.ApplyInfix"
|
||||
parents = ["Term\\.Block|Template"]
|
||||
}]
|
||||
}
|
||||
{
|
||||
code = "port"
|
||||
owners = [{
|
||||
regex = "Term\\.ApplyInfix"
|
||||
parents = ["Defn\\.Val"]
|
||||
}]
|
||||
}
|
||||
{
|
||||
code = "->"
|
||||
owners = [{
|
||||
regex = "Term\\.ApplyInfix"
|
||||
}]
|
||||
}
|
||||
]
|
||||
maxColumn = 120
|
||||
docstrings.wrap = no
|
||||
docstrings.oneline = fold
|
||||
|
||||
190
.vscode/SpinalHDL.code-snippets
vendored
190
.vscode/SpinalHDL.code-snippets
vendored
@@ -1,190 +0,0 @@
|
||||
{
|
||||
"Import spinal.core": {
|
||||
"scope": "scala",
|
||||
"prefix": "importcore",
|
||||
"body": ["import spinal.core._", ""]
|
||||
},
|
||||
|
||||
"Import spinal.lib": {
|
||||
"scope": "scala",
|
||||
"prefix": "importlib",
|
||||
"body": ["import spinal.lib.${1:_}", ""]
|
||||
},
|
||||
|
||||
"Import spinal.core.sim": {
|
||||
"scope": "scala",
|
||||
"prefix": "importsim",
|
||||
"body": ["import spinal.core.sim._", ""]
|
||||
},
|
||||
|
||||
"New component": {
|
||||
"scope": "scala",
|
||||
"prefix": "component",
|
||||
"body": [
|
||||
"case class $1($2) extends Component {",
|
||||
" val io = new Bundle {",
|
||||
" $0",
|
||||
" }",
|
||||
"",
|
||||
" ",
|
||||
"}"
|
||||
],
|
||||
},
|
||||
|
||||
"Component to function": {
|
||||
"scope": "scala",
|
||||
"prefix": "fncomp",
|
||||
"body": [
|
||||
"object ${1/\\(.*//} {",
|
||||
" def apply($2: $3): $4 = {",
|
||||
" val ${1/([^(]*).*/${1:/camelcase}/} = $1($6)",
|
||||
" ${1/([^(]*).*/${1:/camelcase}/}.io.$2 := $2",
|
||||
" ${1/([^(]*).*/${1:/camelcase}/}.io.$5",
|
||||
" }",
|
||||
"}"
|
||||
],
|
||||
},
|
||||
|
||||
"Component to function2": {
|
||||
"scope": "scala",
|
||||
"prefix": "fncomp2",
|
||||
"body": [
|
||||
"object ${1/\\(.*//} {",
|
||||
" def apply($2: $3, $4: $5): $6 = {",
|
||||
" val ${1/([^(]*).*/${1:/camelcase}/} = $1($8)",
|
||||
" ${1/([^(]*).*/${1:/camelcase}/}.io.$2 := $2",
|
||||
" ${1/([^(]*).*/${1:/camelcase}/}.io.$4 := $4",
|
||||
" ${1/([^(]*).*/${1:/camelcase}/}.io.$7",
|
||||
" }",
|
||||
"}"
|
||||
],
|
||||
},
|
||||
|
||||
"New configurable component": {
|
||||
"scope": "scala",
|
||||
"prefix": "compcfg",
|
||||
"body": [
|
||||
"case class ${2:${1}Cfg} (",
|
||||
" $3",
|
||||
")",
|
||||
"",
|
||||
"class $1(cfg: $2) extends Component {",
|
||||
" val io = new Bundle {",
|
||||
" $0",
|
||||
" }",
|
||||
"",
|
||||
" ",
|
||||
"}"
|
||||
],
|
||||
},
|
||||
|
||||
"New entity/architecture-like": {
|
||||
"scope": "scala",
|
||||
"prefix": "entarch",
|
||||
"body": [
|
||||
"abstract class $1$2 extends Component {",
|
||||
" val io = new Bundle {",
|
||||
" $0",
|
||||
" }",
|
||||
"}",
|
||||
"",
|
||||
"class $1$3 extends $1$4 {",
|
||||
" ",
|
||||
"}",
|
||||
],
|
||||
},
|
||||
|
||||
"New input": {
|
||||
"scope": "scala",
|
||||
"prefix": "pin",
|
||||
"body": "val $1 = in port ",
|
||||
},
|
||||
|
||||
"New output": {
|
||||
"scope": "scala",
|
||||
"prefix": "pout",
|
||||
"body": "val $1 = out port ",
|
||||
},
|
||||
|
||||
"New master port": {
|
||||
"scope": "scala",
|
||||
"prefix": "pmaster",
|
||||
"body": "val $1 = master port ",
|
||||
},
|
||||
|
||||
"New slave port": {
|
||||
"scope": "scala",
|
||||
"prefix": "pslave",
|
||||
"body": "val $1 = slave port ",
|
||||
},
|
||||
|
||||
"Bits": {
|
||||
"scope": "scala",
|
||||
"prefix": "nbits",
|
||||
"body": "Bits($1 bits)",
|
||||
},
|
||||
|
||||
"UInt": {
|
||||
"scope": "scala",
|
||||
"prefix": "nuint",
|
||||
"body": "UInt($1 bits)",
|
||||
},
|
||||
|
||||
"SInt": {
|
||||
"scope": "scala",
|
||||
"prefix": "nsint",
|
||||
"body": "SInt($1 bits)",
|
||||
},
|
||||
|
||||
"...ing flag": {
|
||||
"scope": "scala",
|
||||
"prefix": "doing",
|
||||
"body": ["val ${2:${1}ing} = False", "def $1(): Unit = $2 := True", ""]
|
||||
},
|
||||
|
||||
"...Flag flag": {
|
||||
"scope": "scala",
|
||||
"prefix": "flag",
|
||||
"body": ["val ${2:${1}Flag} = False", "def $1(): Unit = $2 := True", ""]
|
||||
},
|
||||
|
||||
"'def' function mux": {
|
||||
"scope": "scala",
|
||||
"prefix": "fnmux",
|
||||
"body": ["$1 := $2", "def $3(): Unit = $1 := $0"]
|
||||
},
|
||||
|
||||
"BlackBox wrapper": {
|
||||
"scope": "scala",
|
||||
"prefix": "blackboxwrapper",
|
||||
"body": [
|
||||
"class $1 extends Area {",
|
||||
" val io = new Bundle {",
|
||||
" ${0:// Direction-less Spinal ports}",
|
||||
" }",
|
||||
"",
|
||||
" class $1 extends BlackBox {",
|
||||
" // Ports of the blackboxed item",
|
||||
" }",
|
||||
"",
|
||||
" val bb = new $1",
|
||||
" bb.setPartialName(\"\")",
|
||||
"",
|
||||
" // Connection logic",
|
||||
"}"
|
||||
]
|
||||
},
|
||||
|
||||
"State machine": {
|
||||
"scope": "scala",
|
||||
"prefix": "fsm",
|
||||
"body": [
|
||||
"val $1 = new StateMachine {",
|
||||
" val $2, $3 = new State",
|
||||
" setEntry($2)",
|
||||
"",
|
||||
" $0",
|
||||
"}"
|
||||
]
|
||||
}
|
||||
}
|
||||
@@ -13,7 +13,7 @@ More specifically:
|
||||
* instructions to get this repository locally are available in the [Create a SpinalHDL project](https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Getting%20Started/Install%20and%20setup.html#create-a-spinalhdl-project) section.
|
||||
|
||||
|
||||
### TL;DR Things have arleady been set up in my environment, how do I run things to try SpinalHDL?
|
||||
### TL;DR Things have already been set up in my environment, how do I run things to try SpinalHDL?
|
||||
|
||||
Once in the `SpinalTemplateSbt` directory, when tools are installed, the commands below can be run to use `sbt`.
|
||||
|
||||
|
||||
@@ -1,16 +1,16 @@
|
||||
ThisBuild / version := "1.0"
|
||||
ThisBuild / scalaVersion := "2.12.16"
|
||||
ThisBuild / scalaVersion := "2.13.14"
|
||||
ThisBuild / organization := "org.example"
|
||||
|
||||
val spinalVersion = "1.9.3"
|
||||
val spinalVersion = "1.12.3"
|
||||
val spinalCore = "com.github.spinalhdl" %% "spinalhdl-core" % spinalVersion
|
||||
val spinalLib = "com.github.spinalhdl" %% "spinalhdl-lib" % spinalVersion
|
||||
val spinalIdslPlugin = compilerPlugin("com.github.spinalhdl" %% "spinalhdl-idsl-plugin" % spinalVersion)
|
||||
|
||||
lazy val projectname = (project in file("."))
|
||||
.settings(
|
||||
name := "myproject",
|
||||
Compile / scalaSource := baseDirectory.value / "hw" / "spinal",
|
||||
Test / scalaSource := baseDirectory.value / "tb" / "spinal",
|
||||
libraryDependencies ++= Seq(spinalCore, spinalLib, spinalIdslPlugin)
|
||||
)
|
||||
|
||||
|
||||
7
build.sc
7
build.sc
@@ -1,13 +1,12 @@
|
||||
import mill._, scalalib._
|
||||
|
||||
val spinalVersion = "1.9.0"
|
||||
val spinalVersion = "1.12.3"
|
||||
|
||||
object projectname extends SbtModule {
|
||||
def scalaVersion = "2.12.16"
|
||||
def scalaVersion = "2.13.14"
|
||||
override def millSourcePath = os.pwd
|
||||
def sources = T.sources(
|
||||
millSourcePath / "hw" / "spinal",
|
||||
millSourcePath / "tb" / "spinal"
|
||||
millSourcePath / "hw" / "spinal"
|
||||
)
|
||||
def ivyDeps = Agg(
|
||||
ivy"com.github.spinalhdl::spinalhdl-core:$spinalVersion",
|
||||
|
||||
@@ -9,7 +9,7 @@ object Config {
|
||||
defaultConfigForClockDomains = ClockDomainConfig(
|
||||
resetActiveLevel = HIGH
|
||||
),
|
||||
onlyStdLogicVectorAtTopLevelIo = true
|
||||
onlyStdLogicVectorAtTopLevelIo = false
|
||||
)
|
||||
|
||||
def sim = SimConfig.withConfig(spinal).withFstWave
|
||||
|
||||
@@ -1 +1 @@
|
||||
sbt.version=1.6.0
|
||||
sbt.version=1.10.2
|
||||
|
||||
0
tb/verilog/.gitignore
vendored
0
tb/verilog/.gitignore
vendored
0
tb/vhdl/.gitignore
vendored
0
tb/vhdl/.gitignore
vendored
Reference in New Issue
Block a user