gwbeip/SpinalTemplateSbt
1
0
Fork 0
mirror of https://github.com/SpinalHDL/SpinalTemplateSbt.git synced 2025-10-22 23:58:44 +08:00
Code Issues Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Dolu1990
2022-11-28 10:49:19 +01:00
committed by GitHub
parent 07a5beaf08
commit 121ba1514d
1 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
README.md
View File

@@ -37,7 +37,7 @@ unsetenv VERILATOR_ROOT # For csh; ignore error if on bash
unset VERILATOR_ROOT # For bash unset VERILATOR_ROOT # For bash
cd verilator cd verilator
git pull # Make sure we're up-to-date git pull # Make sure we're up-to-date
git checkout v4.040 git checkout v4.216
autoconf # Create ./configure script autoconf # Create ./configure script
./configure ./configure
make -j$(nproc) make -j$(nproc)
@@ -59,13 +59,13 @@ Open a terminal in the root of it and run "sbt run". At the first execution, the
cd SpinalTemplateSbt cd SpinalTemplateSbt
//If you want to generate the Verilog of your design //If you want to generate the Verilog of your design
sbt "runMain mylib.MyTopLevelVerilog" sbt "runMain projectname.MyTopLevelVerilog"
//If you want to generate the VHDL of your design //If you want to generate the VHDL of your design
sbt "runMain mylib.MyTopLevelVhdl" sbt "runMain projectname.MyTopLevelVhdl"
//If you want to run the scala written testbench //If you want to run the scala written testbench
sbt "runMain mylib.MyTopLevelSim" sbt "runMain projectname.MyTopLevelSim"
``` ```
The top level spinal code is defined into src\main\scala\mylib The top level spinal code is defined into src\main\scala\mylib
@@ -128,13 +128,13 @@ Open a terminal in the root of it and execute your favorite mill command. At the
cd SpinalTemplateSbt cd SpinalTemplateSbt
//If you want to generate the Verilog of your design //If you want to generate the Verilog of your design
mill mylib.runMain mylib.MyTopLevelVerilog mill projectname.runMain projectname.MyTopLevelVerilog
//If you want to generate the VHDL of your design //If you want to generate the VHDL of your design
mill mylib.runMain mylib.MyTopLevelVhdl mill projectname.runMain projectname.MyTopLevelVhdl
//If you want to run the scala written testbench //If you want to run the scala written testbench
mill mylib.runMain mylib.MyTopLevelSim mill projectname.runMain projectname.MyTopLevelSim
``` ```
The top level spinal code is defined into src\main\scala\mylib The top level spinal code is defined into src\main\scala\mylib