Files
Dolu1990 976ceca3a3 Update Config.scala
onlyStdLogicVectorAtTopLevelIo = false as it prevent VHDL / GHDL sim
2025-04-06 14:58:20 +02:00
..
2025-04-06 14:58:20 +02:00